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Analysis of GaN HEMTs Switching Transients
Using Compact Model
Soroush Faramehr and Petar Igic´, Senior Member, IEEE
Abstract— This paper presents a methodology to model
GaN power HEMT switching transients. Thus, a compact
model to predict devices’ pulse switching characteristics
and current collapse reliability issue has been developed.
Parasitic RC subcircuits and a standard double-pulse
switching tester to model intrinsic parasitic effects and to
analyze power dissipation of GaN power HEMT are pro-
posed and presented. Switching transient including gate-
lag and drain-lag is predicted for ideal (without trap) and
nonideal (with trap) devices. The results are validated by
and compared to 2-D finite-element technology computer-
aided design simulations. The original aim of this exercise
is to develop a fast (near-real-time) model which can predict
dynamic behavior of single and multiple power GaN HEMTs
used for the switching transients of GaN power devices at
circuit level.
Index Terms— Compact model, current collapse (CC),
double-pulse switch, drain-lag, GaN HEMTs, gate-
lag, switching transients, technology computer-aided
design (TCAD).
I. INTRODUCTION
INCREASING efficiency and power density are impor-tant requirements for power applications. Semiconductor
devices with various material types are being developed for
power electronics applications. The demand for reduction in
size and increase in switching frequency leads to more power
losses and efficiency reduction. To allow for higher power
density [1], devices with lower switching losses are required.
GaN-based devices have become more attractive for com-
mercialization after emerging power switching GaN-on-
silicon [2] and CMOS GaN-on-sapphire [3] technologies.
Nonnegligible carrier trapping is observed during GaN
device operations affecting their power efficiency when in
circuit operation, i.e., under the electrical stress, device char-
acteristics become different from steady-state ones for a period
of time due to long trap capture and emission rates [4]. This
behavior is referred to as the current collapse (CC). The
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complete elimination of the CC is a long-term task requiring
radical improvements.
It is important to analyze the influence of trap parasitic
effects on efficiency of fast switching GaN HEMTs. Due to
high switching frequencies of GaN HEMTs, a small parasitic
effect can significantly influence efficiency and switching
performance. The higher the operating frequency is, the less
efficient the device may become [5]. Recently, a hybrid
GaN converter with 97% efficiency was reported in [6] at
f = 250 KHz.
In an experimental test of fast switching devices, the switch-
ing transients are strongly dependent on the measurement
systems. Therefore, trap dynamics including recovery time
and energy level cannot be accurately extracted from the
measurement systems. The simulations enable any change to
circuit parameters to study the effects on switching transients.
To predict the power dissipation at circuit level, compact
models are employed.
Various approaches have been reported for the compact
modeling such as the surface potential physical-based [7], [8]
and charge-based [9], [10] models. However, developing and
run-time of these models can be time consuming and may
lead to convergence issues. It is possible to extend existing
fast (near-real-time) empirical models to capture nuances of
GaN HEMTs. Empirical nature of these models including a
number of fitting parameters increases model accuracy and
speed.
Since trapping effects are not included in commercial circuit
tools, it is important to develop a methodology to predict this
behavior. A physical compact model to distinguish different
types of traps and to model gate-lag and drain-lag effects has
been demonstrated recently [11].
There are two approaches in modeling of current disper-
sion: 1) analytical and 2) subcircuit. In analytical approach,
the dispersion effects are incorporated into the output current
equation whereas in subcircuit approach the equivalent circuit
is extended with resistors and capacitors (RCs) in series
connections to model the dispersion effects.
We focus on modeling of switching transients in presence of
bulk traps (BTs) and surface traps (STs) using RC subcircuits.
To reach this goal, the method described in [12] and [13]
is extended and the results are validated by the experimental
dc sweep data, I–V pulsed measurements, and technology
computer-aided design (TCAD) simulation results of authors’
previous work [14].
Using the existing Angelov model, the original contributions
of this work are: 1) to introduce an approach to evaluate the
This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/
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Fig. 1. Equivalent circuit of a GaN HEMT with extrinsic elements
including Rs, Rg, Rd, Ls, Lg, Ld, Cpg, Cpd, and Cpsd, intrinsic elements
consisting of RC(s), RC(d), Dgs, Dgd, Cgs, Cgd, Cds, Rgs, Rgd, and
Rds, and controlled current source Id. RSTCST and RBTCBT are dis-
persion subcircuits both including a resistance and a capacitor in series
connections. Diode Dg is a part of RSTCST subcircuit ensuring correct
direction of current. Rth and Cth are a part of self-heating subcircuit.
T0 and T are ambinet and device operating temperatures, respectively.
performance of GaN power HEMTs on the system level; 2) to
develop a near-real-time empirical compact model for a power
GaN HEMT including instabilities with no convergence issues;
3) to use simulink integrated with MATLAB as wide used
platform for compact modeling; 4) to validate the GaN HEMT
instabilities by pulse measurements; and 5) to investigate
double-pulse switch transients with RC subcircuits.
II. COMPACT MODEL DEVELOPMENT
The GaN HEMT equivalent circuit consists of connected
linear and nonlinear electrical elements corresponding to real
device elements (see Fig. 1). This well-known topology is after
Kondoh [15].
The current source [12] in this model is the core of nonlin-
earity, self-heating, and transient behavior and is described by
the following equations [12]:
Id = Ipkt[1 + tanh(ψ)] × tanh
(
αT Vds + kT V 3ds
)[1 + λVds]
(1)
where
ψ = sinh[P1t (Vgs − Vpkt) + P2t (Vgs − Vpkt)2
+ P3t (Vgs − Vpkt)3] (2)
αT = αR + αS[1 + tanh(ψ)] (3)
xpkt = xpk0 + (xpk − xpk0) × tanh(αR Vds) (4)
Pit = Pi0 + (Pi − Pi0) × tanh(αR Vds). (5)
The equation parameters Ipkt and Ipk0 define the height
of transconductance, ψ is the power series centered at
Vgs and Vpkt, λ controls the slope for transconductance,
αR determines the slope of linear region in transconductance,
αS defines the variation of slope, and Pi (Pit) determines the
shape of transconductance defined in [13]. The tanh term in (1)
is to ensure that current equation has infinite derivatives.
Fig. 2. Compact model (black lines) and measured (blue circles) output
dc sweep of a quarter micrometer GaN HEMT at off (VGS = −4 V) to on(VGS = 2 V) in steps of VSTEP = 1 V using fitting parameters of Table I
obtained from error minimizing function.
Drain-induced barrier lowering and short-channel effects
can also be captured by this model.
The simulation results are obtained by employing data
fitting function starting from a set of initial parameters. The
parameters given in Table I are calculated through iterations
by minimizing the error of the modeled currents to the
experimental data until the convergence criteria are met in
MATLAB.
The GaN HEMT equivalent circuits ideally possess intrin-
sic variable capacitors in a range of femto-(10−15) [16] to
pico-(10−12) farads [17] making them potentially operate at
very high frequencies with negligible parasitic effect and
power loss.
A dynamic behavior of the device is partially defined by
intrinsic parameters seen in Fig. 1. The effect of the intrinsic
capacitors on dynamic behavior has been measured in [16]
showing a negligible change in the gate-to-drain (Cgd) and
gate-to-source (Cgs) capacitances with respect to frequency
operation in a range of a few femto Farads.
A comparison between the compact model and experimental
dc sweep data is presented in Fig. 2 using the parameter values
given in Table I incorporated into Fig. 1. The values of variable
resistor [12] and variable capacitors of GaN HEMT equivalent
circuit and RC subcircuits changing with respect to voltage
were extracted from [16].
Fig. 3 is the logarithmic transfer characteristic of the quarter
micrometer GaN device showing the accuracy of the compact
model at the OFF and ON states for VDS = 1 V and VDS = 5 V
using the fitting parameters of Table I incorporated into the
equivalent circuit of GaN HEMT.
III. COMPACT MODEL VALIDATION
The compact model validation was done against TCAD
results obtained from Silvaco commercial simulation software.
A TCAD model for a GaN capped AlGaN/GaN HEMT with
a quarter micrometer gate length was developed. The device
simulations were carried out in geometrical structure editor of
Silvaco called Deckbuild.
The input file was optimized using mesh refining and
model selections for the optimum computational accuracy
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TABLE I
COMPACT MODEL PARAMETER VALUES CALCULATED BY ERROR
MINIMIZING FUNCTION TO EXPERIMENTAL OUTPUT DC SWEEP
OF THE QUARTER MICROMETER GaN DEVICE
Fig. 3. Compact model (black lines) and measured (blue circles and
dashes) transfer dc sweep data of quarter micrometer GaN HEMT at
VDS = 1 V and VDS = 5 V using fitting parameters of Table I obtained
from error minimizing function.
and speed. The modeled GaN HEMT consists of a 300-μm
4H-SiC substrate followed by a 1.9-μm GaN buffer, 18-nm
Al0.28Ga0.72N barrier, and a 3-nm GaN cap [14]. The GaN
HEMT is a two-finger device with a total gate width of 100
μm.
Ideally, the output current is a function of voltage. However,
experimental results suggest that the drain current of GaN
HEMTs is also a function of time. This is due to the existence
of trap locations in the III-V structures. Therefore, including
parasitic traps becomes a necessity in advance modeling of
GaN HEMTs [18].
In TCAD, donor traps with an energy of 0.1 eV with respect
to the valence band and a capture cross section of 10−19 cm2
were considered for AlGaN barrier surface. Acceptor traps
with energy of 1.8 eV with respect to the conduction band
and a capture cross section of 10−15 cm2 were considered for
GaN bulk buffer layer [14]. The donor traps were uniformly
distributed at the surface with the density of 5.75 ×1021 cm−3.
The acceptor traps were uniformly distributed in GaN buffer
layer with the density of 2.5 ×1016 cm−3. The dynamic of
traps was modeled using Shockley–Read–Hall recombination
model which is added to the continuity equation [14]. The
calibration parameters for this device such as polarization
strength, trap density, and mobility and their values have been
reported in [14].
The transient functions in GaN HEMTs are affected by the
trap capture and emission rates. To include trapping parasitic
in compact modeling, RC subcircuits are introduced. The
emission and capture rates are given by
tST = RST × CST (6)
tBT = RBT × CBT (7)
where tST is the emission and capture rate from the STs
through RST and CST for the gate-lag, slow transient response
of the drain current when gate–source voltage is pulsed, and
tBT is the capture and emission rate from the BTs through
RBT and CBT for the drain-lag, the slow transient response of
the drain output current when drain–source voltage is pulsed.
The subcircuits shown in Fig. 1 consisting of RCs connected
in series are added to the equivalent GaN HEMT circuit to
model the gate-lag and drain-lag.
The gate-lag is assigned to generation of virtual gate at the
device surface and drain side of the gate, inducing a delay
in switching transients and creating knee-walkout effect [19].
The subcircuit (RSTCST) followed by the diode (Dg) is placed
in parallel with the gate-to-drain (Cgd) capacitor to model this
behavior (see Fig. 1).
To model gate-lag, the drain voltage is kept constant at
VDS = 12 V and the gate voltage is ramped up from OFF
(VGS = −4 V) to ON (VGS = 0 V). Before the system is
disturbed by electrical stress at the gate, the capacitor (CST)
of the subcircuit in Fig. 1 is at steady state and charged through
gate resistor (RG). When the input voltage changes from OFF
to ON, the capacitor CST is discharged through Rgd, and the
resistor RST adding capacitor current component to the current
source [12], [13] of the device. The subcircuit emission rate
mimicking the long process [4] of traps releasing charges is
controlled by RST and CST values. The Dg diode in Fig. 1
is placed to ensure that subcircuit is not charged through Rgd
but RG .
Fig. 4 represents predicted gate-lag transient response of
the quarter micrometer GaN HEMT using compact model
with and without the RC subcircuits compared with TCAD
results. Three scenarios are presented here: 1) a compact
model with no subcircuit showing no pronounced CC (black
dashes); 2) a compact model with the subcircuit and a variable
capacitor of CST = 2.5 × 10−8 F (black line) at VGS = −4 V
and VDS = 12 V showing the closest transient response to
TCAD results (blue circles); and 3) a compact model with
the subcircuit and a variable capacitor of CST = 9 × 10−9 F
(green line) at VGS = −4 V and VDS = 12 V. The maximum
resistance of the subcircuit (RST) was set at 35 . Increasing
the emission rate (tST) worsens the CC phenomenon by
extending the steady-state time of the device.
The drain-lag is assigned to the BTs inducing a delay
in switching transients of the GaN devices. A subcircuit
(RBTCBT) is placed in parallel with the drain-to-source
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Fig. 4. Comparison of predicted gate-lag transient response of the
quarter micrometer GaN HEMT using variable RST and CST values
incorporated in compact model with TCAD results. The resistor of
subcircuit has the maximum value of RST = 35 Ω, and the variable
capacitors have the values of CST = 2.5×10−8 F and CST = 9×10−9 F
at VGS = −4 V and VDS = 12 V. The pulse ramp-up time is 1 ns for
compact and TCAD models. The dashes are predicted gate-lag without
additional RC subcircuit.
Fig. 5. Comparison of predicted drain-lag transient response of the
quarter micrometer GaN HEMT using compact model with TCAD results.
The resistor of subcircuit is calculated via (8), and the variable capacitors
have the values of CBT = 10−3 F and CBT = 10−4 F at VGS = VDS =
0 V. The pulse ramp-up time is 1 μs for compact and TCAD models. The
dashes are predicted drain-lag without additional RC subcircuit.
capacitor (Cds) to model this behavior. Similar methodologies
to model the drain-lag using RC subcircuits were presented in
the previous works [12], [18].
To model drain-lag, the gate voltage is kept constant at
VGS = 0 V and the drain voltage is ramped up from VDS = 0
V to VDS = 12 V. The capacitor (CBT) of the subcircuit
in Fig. 1 is charged through resistor (RBT). The output
current of the GaN device follows the current behavior of the
capacitor CBT.
Fig. 5 represents a comparison of predicted drain-lag tran-
sient response of the quarter micrometer GaN HEMT using
compact model with and without the RC subcircuits. Three
scenarios are presented in Fig. 5: 1) a compact model with-
out RC subcircuit showing no pronounced current dispersion
effect (black dashes); 2) a compact model with the RC sub-
circuit and a variable capacitor with a value of CBT = 10−3 F
(black line) at VGS = VDS = 0 V showing the closest transient
response to TCAD results (blue circles); and 3) a compact
model with the subcircuit and a variable capacitor with a
value of CBT = 10−4 F (green line) at VGS = VDS = 0 V.
The variable resistance of the RBTCBT subcircuit was set at
R = 50  at VGS = 0 V and VDS = 12 V using the following
equation [12]:
RBT = R0 + [R1/1 + tanh (ϕ)] (8)
Fig. 6. Compact model (black lines) and pulsed I–V measurements
(blue stars) at quiescent bias points of VGS = −3.39 V and VDS = 60 V
for a quarter micrometer GaN HEMT. The pulselength is 1 μs and pulse
separation is 1 ms. The RC subcircuits consist of variable capacitors with
the values of CST = 25 pF and CBT = 125 pF at VGS = VDS = 0 V and
the variable resistors with the maximum of RST = 35 Ω and minimum of
RBT = 50 Ω.
Fig. 7. Power circuit used for double-pulse switching test with an
inductive load of L = 0.4 mH.
where R0 and R1 are the user definable values for RBT.
The parameter ϕ is the power series function calculated
through (2).
The gate-lag and drain-lag transients predicted by the com-
pact model are in a good quantitative agreement with authors’
previous TCAD results [14]. Similar behaviors for gate-lag
and drain-lag were reported in the past in the literature from
other authors [20], [21].
Since one cannot distinguish between polarization and inter-
face trapped charge, some uncertainty may remain for phys-
ical parameter extractions using TCAD results. In addition,
the values used in TCAD simulations were extracted from
the literature to only emphasize the large scales of current
dispersion and may vary for different devices. The TCAD
transient results are highly dependent on the carrier transport
model employed.
IV. COMPACT MODEL INVESTIGATION
OF CURRENT COLLAPSE
Pulse measurement is a conventional technique to test the
reliability of transistors. When the voltage within the pulse
is lower (higher) than positive quiescent bias point, the traps
release (capture) charges. On the other hand, when the voltage
within the pulse is lower (higher) than negative quiescent bias
point, the traps capture (release) charges.
Fig. 6 is the pulsed experimental data at quiescent points of
VGS = −3.39 V and VDS = 60 V compared to the compact
model using the parameters of Table I incorporated into Fig. 1.
The pulselength is 1 μs and pulse separation is 1 ms to
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Fig. 8. Predicted transients of (a) gate input voltage switching between
off (−4 V) and on (0 V) at f1 = 0.3 MHz (red line) and f2 = 0.6 MHz (blue
dot), (b) drain voltage with RC subcircuits (red line and blue dots) and
without RC subcircuits (red dashes), (c) output current, and (d) power loss
switching at f1 and f2. The RC subcircuits consist of variable capacitors
with the values of CST = 25 pF and CBT = 125 pF at VGS = VDS = 0 V
and the variable resistors with the maximum of RST = 35Ω and minimum
of RBT = 50 Ω.
avoid thermal effects on the output current. The pulselength
during experiments (1 μs) is fast enough to enhance the
visualization of CC since this process is typically large in
order of seconds [22].
Comparing Figs. 2–6, one can observe the knee-walkout
phenomenon. The STs are believed to affect the current at the
knee region [19] resulting from the trapped charge at the vicin-
ity of the gate and reducing the number of electrons, while BTs
play a major role in shaping the device characteristics in large
time scales [14].
V. DOUBLE-PULSE SWITCHING TEST
The standard double-pulse switching test was employed
to measure the switching features and to predict the power
dissipation using the test circuit presented in Fig. 7. The load
inductor value of L = 0.4 mH was chosen to obtain the
desired current value during double-pulse testing at the low
applied frequencies of f1 = 0.3 MHz and f2 = 0.6 MHz in
this paper. At higher frequencies, the inductor values can be
reduced to L = 0.4 nH giving a maximum efficiency of 90%
for GaN power transistor outperforming silicon MOSFET
with maximum efficiency of 86% for the inductor value of
L = 2.9 nH [23]. However, to drive the frequency higher in
hard-switching converters, power devices needs to have low-
dynamic losses. The diode of the double-pulse tester has a
junction capacitor of 0.1 pF and reverse recovery time of 60 ns,
respectively.
Since GaN HEMTs degrade under the high-frequency oper-
ations [5], the gate signal switches at f1 = 0.3 MHz (red line)
and f2 = 0.6 MHz (blue dots) between the OFF and the ON
states are shown in Fig. 8(a).
Fig. 8(b) shows the output voltage for f1 and f2 with the RC
subcircuits (line and dots) and without subcircuits (dashes).
Fig. 8(c) represents the predicted drain current using the
double-pulse tester. The spike of the drain current is due to
the reverse recovery of the diode. One can distinguish three
regions in Fig. 8(c).
In region (i), device is at the ON-state and the inductor is
linearly charged and diode is OFF. In region (ii), the HEMT is
switched OFF, the diode is forced to switch ON and the stored
energy of the inductor dissipates through the freewheeling
diode. In region (iii), the HEMT is switched back to ON,
the diode is forced to shut down and the inductor is linearly
charged.
Comparing the maximum currents at the end of region (iii)’s
for f1 and f2, one can predict a 16% output current reduction
at f2 = 0.6 MHz. Finally, Fig. 8(d) shows the typical instant
power dissipation across the GaN switch predicted by the
compact model.
VI. CONCLUSION
A methodology to model transient switching of power GaN
HEMTs has been developed using an existing fast (near-
real-time) empirical compact model to explore the trapping
effects on device behavior. The compact models were vali-
dated by TCAD results [14] and calibrated to experimental
data obtained from the output dc sweeps and pulsed I–V
measurements.
The capture and emission of carriers under gate-lag and
drain-lag were modeled using RC subcircuits. To account for
the gate-lag, the subcircuit RSTCST was added in parallel with
the gate-to-drain capacitor (Cgd) and the predicted transient
response was validated using the TCAD results. To model the
drain-lag, the subcircuit RBTCBT was added in parallel with
the drain-to-source capacitor (Cds) and the predicted transient
response was validated using the transient results obtained
from TCAD.
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The power GaN has been tested by a standard double-
pulse switching tester using the compact model for the two
frequencies of f1 = 0.3 MHz and f2 = 0.6 MHz. The
reduction of the output current by 16% was predicted for
device operation at the higher frequency.
The methodology presented in this paper is a platform for
integration of single or multiple GaN HEMTs including their
instabilities into the system level using widely-used MATLAB
program.
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